Loading...
Searching...
No Matches
periph_conf.h
Go to the documentation of this file.
1/*
2 * Copyright (C) 2020 Freie Universität Berlin
3 *
4 * This file is subject to the terms and conditions of the GNU Lesser
5 * General Public License v2.1. See the file LICENSE in the top level
6 * directory for more details.
7 */
8
21#ifndef PERIPH_CONF_H
22#define PERIPH_CONF_H
23
24#include "periph_cpu.h"
25#include "cfg_clock_32_1.h"
26#include "cfg_rtt_default.h"
27#include "cfg_timer_default.h"
28
29#ifdef __cplusplus
30extern "C" {
31#endif
32
37static const uart_conf_t uart_config[] = {
38 {
39 .dev = NRF_UARTE0,
40 .rx_pin = GPIO_PIN(0, 24),
41 .tx_pin = GPIO_PIN(0, 25),
42#ifdef MODULE_PERIPH_UART_HW_FC
43 .rts_pin = GPIO_UNDEF,
44 .cts_pin = GPIO_UNDEF,
45#endif
46 .irqn = UARTE0_UART0_IRQn,
47 },
48};
49
50#define UART_0_ISR (isr_uart0)
51
52#define UART_NUMOF ARRAY_SIZE(uart_config)
59static const spi_conf_t spi_config[] = {
60 {
61 .dev = NRF_SPIM0,
62 .sclk = 14,
63 .mosi = 13,
64 .miso = 15,
65 }
66};
67
68#define SPI_NUMOF ARRAY_SIZE(spi_config)
75static const i2c_conf_t i2c_config[] = {
76 {
77 .dev = NRF_TWIM1,
78 .scl = 11,
79 .sda = 12,
80 .speed = I2C_SPEED_NORMAL
81 }
82};
83#define I2C_NUMOF ARRAY_SIZE(i2c_config)
86#ifdef __cplusplus
87}
88#endif
89
90#endif /* PERIPH_CONF_H */
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
Definition periph_cpu.h:46
#define GPIO_UNDEF
Definition of a fitting UNDEF value.
@ I2C_SPEED_NORMAL
normal mode: ~100 kbit/s
Definition periph_cpu.h:278
Common clock configuration for the nRF52 based boards.
I2C configuration structure.
Definition periph_cpu.h:299
TWI_t * dev
Pointer to hardware module registers.
Definition periph_cpu.h:300
SPI device configuration.
Definition periph_cpu.h:337
SPI_t * dev
pointer to the used SPI device
Definition periph_cpu.h:338
UART device configuration.
Definition periph_cpu.h:218
USART_t * dev
pointer to the used UART device
Definition periph_cpu.h:219