Loading...
Searching...
No Matches
cfg_usb_otg_hs_phy_fs.h
Go to the documentation of this file.
1/*
2 * SPDX-FileCopyrightText: 2019 Koen Zandberg
3 * SPDX-License-Identifier: LGPL-2.1-only
4 */
5
6#pragma once
7
21
22#include "periph_cpu.h"
24
25#ifdef __cplusplus
26extern "C" {
27#endif
28
32#define DWC2_USB_OTG_HS_ENABLED
33
38 {
39 .periph = USB_OTG_HS_PERIPH_BASE,
40 .type = DWC2_USB_OTG_HS,
42 .rcc_mask = RCC_AHB1ENR_OTGHSEN,
43 .irqn = OTG_HS_IRQn,
44 .ahb = AHB1,
45 .dm = GPIO_PIN(PORT_B, 14),
46 .dp = GPIO_PIN(PORT_B, 15),
47 .af = GPIO_AF12,
48 }
49};
50
54#define USBDEV_NUMOF ARRAY_SIZE(dwc2_usb_otg_fshs_config)
55
56#ifdef __cplusplus
57}
58#endif
59
@ PORT_B
port B
Definition periph_cpu.h:47
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
Definition periph_cpu.h:45
@ GPIO_AF12
use alternate function 12
Definition cpu_gpio.h:114
static const dwc2_usb_otg_fshs_config_t dwc2_usb_otg_fshs_config[]
Common USB OTG FS configuration.
Low level USB FS/HS driver definitions for MCUs with Synopsys DWC2 IP core.
@ DWC2_USB_OTG_PHY_BUILTIN
on-chip FS PHY
@ DWC2_USB_OTG_HS
High speed peripheral.