cc26xx_cc13xx.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2016 Leon George
3  *
4  * This file is subject to the terms and conditions of the GNU Lesser
5  * General Public License v2.1. See the file LICENSE in the top level
6  * directory for more details.
7  */
8 
20 #ifndef CC26XX_CC13XX_H
21 #define CC26XX_CC13XX_H
22 
23 #include <stdint.h>
24 
25 #ifdef __cplusplus
26 extern "C" {
27 #endif
28 
29 typedef volatile uint8_t reg8_t;
30 typedef volatile uint32_t reg32_t;
31 
34 
36 typedef enum IRQn
37 {
38  /****** Cortex-M4 Processor Exceptions Numbers ****************************/
43  BusFault_IRQn = -11,
45  SVCall_IRQn = - 5,
47  PendSV_IRQn = - 2,
48  SysTick_IRQn = - 1,
50  /****** CC13x2 specific Interrupt Numbers *********************************/
52  I2C_IRQN = 1,
54  PKA_IRQN = 3,
56  UART0_IRQN = 5,
58  SSI0_IRQN = 7,
59  SSI1_IRQN = 8,
61  RF_HW_IRQN = 10,
63  I2S_IRQN = 12,
74  CRYPTO_IRQN = 23,
75  UDMA_IRQN = 24,
78  SW0_IRQN = 27,
81  PROG_IRQN = 30,
83  AUX_ADC_IRQN = 32,
84  TRNG_IRQN = 33,
85 #ifdef CPU_VARIANT_X2
86  OSC_IRQN = 34,
87  AUX_TIMER2_IRQN = 35,
88  UART1_IRQN = 36,
89  BATMON_IRQN = 37,
91  IRQN_COUNT = (BATMON_IRQN + 1)
92 #else
94 #endif
95 
96 } IRQn_Type;
97 
102 #define __MPU_PRESENT 1
103 #define __NVIC_PRIO_BITS 3
104 #define __Vendor_SysTickConfig 0
106 #define RCOSC48M_FREQ 48000000
107 #define RCOSC24M_FREQ 24000000
112 #ifdef CPU_VARIANT_X2
113 #include <core_cm4.h>
114 #else
115 #include <core_cm3.h>
116 #endif
117 
122 #define FLASH_BASE 0x00000000
123 #define PERIPH_BASE 0x40000000
125 
126 #ifdef __cplusplus
127 }
128 #endif
129 
130 #endif /* CC26XX_CC13XX_H */
131 
46 Dynamic Programmable interrupt (default source: PRCM)
Definition: cc26xx_cc13xx.h:81
30 Watchdog timer
Definition: cc26xx_cc13xx.h:65
3 Cortex-M4 Hard Fault Interrupt
Definition: cc26xx_cc13xx.h:41
47 AUX Comparator A
Definition: cc26xx_cc13xx.h:82
24 SSI1 Rx and Tx
Definition: cc26xx_cc13xx.h:59
26 RF Core Hardware
Definition: cc26xx_cc13xx.h:61
22 Sensor Controller software event 0, through AON domain
Definition: cc26xx_cc13xx.h:57
43 Software Event 0
Definition: cc26xx_cc13xx.h:78
23 SSI0 Rx and Tx
Definition: cc26xx_cc13xx.h:58
37 Timer 3 subtimer A
Definition: cc26xx_cc13xx.h:72
40 uDMA Software
Definition: cc26xx_cc13xx.h:75
31 Timer 0 subtimer A
Definition: cc26xx_cc13xx.h:66
25 RF Command and Packet Engine 0
Definition: cc26xx_cc13xx.h:60
33 Timer 1 subtimer A
Definition: cc26xx_cc13xx.h:68
28 I2S
Definition: cc26xx_cc13xx.h:63
16 AON edge detect
Definition: cc26xx_cc13xx.h:51
21 UART0 Rx and Tx
Definition: cc26xx_cc13xx.h:56
35 Timer 2 subtimer A
Definition: cc26xx_cc13xx.h:70
17 I2C
Definition: cc26xx_cc13xx.h:52
48 AUX ADC IRQ
Definition: cc26xx_cc13xx.h:83
1 Reset Handler
Definition: cc26xx_cc13xx.h:39
enum IRQn IRQn_Type
interrupt number definition
6 Cortex-M4 Usage Fault Interrupt
Definition: cc26xx_cc13xx.h:44
27 RF Core Command Acknowledge
Definition: cc26xx_cc13xx.h:62
4 Cortex-M4 Memory Management Interrupt
Definition: cc26xx_cc13xx.h:42
Number of peripheral IDs.
Definition: cc26xx_cc13xx.h:93
38 Timer 3 subtimer B
Definition: cc26xx_cc13xx.h:73
29 Sensor Controller software event 1, through AON domain
Definition: cc26xx_cc13xx.h:64
14 Cortex-M4 Pend SV Interrupt
Definition: cc26xx_cc13xx.h:47
5 Cortex-M4 Bus Fault Interrupt
Definition: cc26xx_cc13xx.h:43
36 Timer 2 subtimer B
Definition: cc26xx_cc13xx.h:71
IRQn
Interrupt Number Definition.
Definition: cc2538.h:33
34 Timer 1 subtimer B
Definition: cc26xx_cc13xx.h:69
41 uDMA Error
Definition: cc26xx_cc13xx.h:76
39 Crypto Core Result available
Definition: cc26xx_cc13xx.h:74
19 PKA interrupt
Definition: cc26xx_cc13xx.h:54
42 Flash controller
Definition: cc26xx_cc13xx.h:77
45 AON programmable 0
Definition: cc26xx_cc13xx.h:80
18 RF Command and Packet Engine 1
Definition: cc26xx_cc13xx.h:53
12 Cortex-M4 Debug Monitor Interrupt
Definition: cc26xx_cc13xx.h:46
15 Cortex-M4 System Tick Interrupt
Definition: cc26xx_cc13xx.h:48
44 AUX combined event, directly to MCU domain
Definition: cc26xx_cc13xx.h:79
49 TRNG event
Definition: cc26xx_cc13xx.h:84
32 Timer 0 subtimer B
Definition: cc26xx_cc13xx.h:67
11 Cortex-M4 SV Call Interrupt
Definition: cc26xx_cc13xx.h:45
20 AON RTC
Definition: cc26xx_cc13xx.h:55
2 Non Maskable Interrupt
Definition: cc26xx_cc13xx.h:40