boards/remote-reva/include/periph_conf.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2014-2016 Freie Universit├Ąt Berlin
3  * 2015 Zolertia SL
4  *
5  * This file is subject to the terms and conditions of the GNU Lesser
6  * General Public License v2.1. See the file LICENSE in the top level
7  * directory for more details.
8  */
9 
22 #ifndef PERIPH_CONF_H
23 #define PERIPH_CONF_H
24 
25 #include "periph_common.h"
26 
27 #ifdef __cplusplus
28  extern "C" {
29 #endif
30 
35 #define UART_NUMOF (1U)
36 #define UART_0_EN 1
37 #define UART_IRQ_PRIO 1
38 
39 /* UART 0 device configuration */
40 #define UART_0_DEV UART0
41 #define UART_0_IRQ UART0_IRQn
42 #define UART_0_ISR isr_uart0
43 /* UART 0 pin configuration */
44 #define UART_0_TX_PIN GPIO_PA1
45 #define UART_0_RX_PIN GPIO_PA0
46 
53 #define I2C_NUMOF 1
54 #define I2C_0_EN 1
55 #define I2C_IRQ_PRIO 1
56 
57 /* I2C 0 device configuration */
58 #define I2C_0_DEV 0
59 #define I2C_0_IRQ I2C_IRQn
60 #define I2C_0_IRQ_HANDLER isr_i2c
61 #define I2C_0_SCL_PIN GPIO_PC3
62 #define I2C_0_SDA_PIN GPIO_PC2
63 
64 static const i2c_conf_t i2c_config[I2C_NUMOF] = {
65  {
66  .scl_pin = I2C_0_SCL_PIN,
67  .sda_pin = I2C_0_SDA_PIN,
68  },
69 };
79 static const spi_clk_conf_t spi_clk_config[] = {
80  { .cpsr = 10, .scr = 31 }, /* 100khz */
81  { .cpsr = 2, .scr = 39 }, /* 400khz */
82  { .cpsr = 2, .scr = 15 }, /* 1MHz */
83  { .cpsr = 2, .scr = 2 }, /* ~4.5MHz */
84  { .cpsr = 2, .scr = 1 } /* ~10.7MHz */
85 };
86 
91 static const spi_conf_t spi_config[] = {
92  {
93  .dev = SSI0,
94  .mosi_pin = GPIO_PB1,
95  .miso_pin = GPIO_PB3,
96  .sck_pin = GPIO_PB2,
97  .cs_pin = GPIO_PB5
98  },
99  {
100  .dev = SSI1,
101  .mosi_pin = GPIO_PC5,
102  .miso_pin = GPIO_PC6,
103  .sck_pin = GPIO_PC4,
104  .cs_pin = GPIO_PA7
105  }
106 };
107 
108 #define SPI_NUMOF (sizeof(spi_config) / sizeof(spi_config[0]))
109 
115 #define SOC_ADC_ADCCON_REF SOC_ADC_ADCCON_REF_AVDD5
116 
117 static const adc_conf_t adc_config[] = {
118  GPIO_PIN(0, 5),
119  GPIO_PIN(0, 4),
120  /* voltage divider with 5/3 relationship to allow 5V sensors */
121  GPIO_PIN(0, 2),
122 };
123 
124 #define ADC_NUMOF (sizeof(adc_config) / sizeof(adc_config[0]))
125 
129 #ifdef __cplusplus
130 } /* end extern "C" */
131 #endif
132 
133 #endif /* PERIPH_CONF_H */
134 
PB1.
Definition: cc2538_gpio.h:155
PB3.
Definition: cc2538_gpio.h:157
I2C configuration options.
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
PC4.
Definition: cc2538_gpio.h:166
gpio_t scl_pin
pin used for SCL
PC6.
Definition: cc2538_gpio.h:168
#define SSI1
SSI1 Instance.
Definition: cc2538_ssi.h:78
PA7.
Definition: cc2538_gpio.h:153
PB5.
Definition: cc2538_gpio.h:159
Datafields for static SPI clock configuration values.
static const spi_clk_conf_t spi_clk_config[]
Pre-calculated clock divider values based on a CLOCK_CORECLOCK (32MHz)
PB2.
Definition: cc2538_gpio.h:156
Peripheral MCU configuration for the Re-Mote boards.
SPI module configuration options.
uint8_t cpsr
CPSR clock divider.
ADC device configuration.
#define SSI0
SSI0 Instance.
Definition: cc2538_ssi.h:77
PC5.
Definition: cc2538_gpio.h:167
cc2538_ssi_t * dev
SSI device.