boards/fox/include/periph_conf.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2014 Freie Universit├Ąt Berlin
3  *
4  * This file is subject to the terms and conditions of the GNU Lesser General
5  * Public License v2.1. See the file LICENSE in the top level directory for more
6  * details.
7  */
8 
19 #ifndef PERIPH_CONF_H
20 #define PERIPH_CONF_H
21 
22 #include "periph_cpu.h"
23 
24 #ifdef __cplusplus
25 extern "C" {
26 #endif
27 
32 /* high speed clock configuration:
33  * 0 := use internal HSI oscillator (always 8MHz)
34  * HSE frequency value := use external HSE oscillator with given freq [in Hz]
35  * must be 4000000 <= value <= 16000000 */
36 #define CLOCK_HSE (16000000U)
37 /* low speed clock configuration:
38  * 0 := use internal LSI oscillator (~40kHz)
39  * 1 := use extern LSE oscillator, always 32.768kHz */
40 #define CLOCK_LSE (1)
41 /* targeted system clock speed [in Hz], must be <= 72MHz */
42 #define CLOCK_CORECLOCK (72000000U)
43 /* PLL configuration, set both values to zero to disable PLL usage. The values
44  * must be set to satisfy the following equation:
45  * CORECLOCK := CLOCK_SOURCE / PLL_DIV * PLL_MUL
46  * with
47  * 1 <= CLOCK_PLL_DIV <= 2
48  * 2 <= CLOCK_PLL_MUL <= 17 */
49 #define CLOCK_PLL_DIV (2)
50 #define CLOCK_PLL_MUL (9)
51 /* AHB and APBx bus clock configuration, keep in mind the following constraints:
52  * ABP1 <= 36MHz
53  */
54 #define CLOCK_AHB_DIV RCC_CFGR_HPRE_DIV1
55 #define CLOCK_AHB (CLOCK_CORECLOCK / 1)
56 #define CLOCK_APB2_DIV RCC_CFGR_PPRE2_DIV1
57 #define CLOCK_APB2 (CLOCK_CORECLOCK / 1)
58 #define CLOCK_APB1_DIV RCC_CFGR_PPRE1_DIV2
59 #define CLOCK_APB1 (CLOCK_CORECLOCK / 2)
60 
66 #define ADC_NUMOF (0)
67 
73 static const timer_conf_t timer_config[] = {
74  {
75  .dev = TIM2,
76  .max = 0x0000ffff,
77  .rcc_mask = RCC_APB1ENR_TIM2EN,
78  .bus = APB1,
79  .irqn = TIM2_IRQn
80  },
81  {
82  .dev = TIM3,
83  .max = 0x0000ffff,
84  .rcc_mask = RCC_APB1ENR_TIM3EN,
85  .bus = APB1,
86  .irqn = TIM3_IRQn
87  }
88 };
89 
90 #define TIMER_0_ISR isr_tim2
91 #define TIMER_1_ISR isr_tim3
92 
93 #define TIMER_NUMOF (sizeof(timer_config) / sizeof(timer_config[0]))
94 
100 static const uart_conf_t uart_config[] = {
101  {
102  .dev = USART2,
103  .rcc_mask = RCC_APB1ENR_USART2EN,
104  .rx_pin = GPIO_PIN(PORT_A, 3),
105  .tx_pin = GPIO_PIN(PORT_A, 2),
106  .bus = APB1,
107  .irqn = USART2_IRQn
108  },
109  {
110  .dev = USART1,
111  .rcc_mask = RCC_APB2ENR_USART1EN,
112  .rx_pin = GPIO_PIN(PORT_A, 10),
113  .tx_pin = GPIO_PIN(PORT_A, 9),
114  .bus = APB2,
115  .irqn = USART1_IRQn
116  }
117 };
118 
119 #define UART_0_ISR (isr_usart2)
120 #define UART_1_ISR (isr_usart1)
121 
122 #define UART_NUMOF (sizeof(uart_config) / sizeof(uart_config[0]))
123 
132 static const uint8_t spi_divtable[2][5] = {
133  { /* for APB1 @ 36000000Hz */
134  7, /* -> 140625Hz */
135  6, /* -> 281250Hz */
136  4, /* -> 1125000Hz */
137  2, /* -> 4500000Hz */
138  1 /* -> 9000000Hz */
139  },
140  { /* for APB2 @ 72000000Hz */
141  7, /* -> 281250Hz */
142  7, /* -> 281250Hz */
143  5, /* -> 1125000Hz */
144  3, /* -> 4500000Hz */
145  2 /* -> 9000000Hz */
146  }
147 };
148 
149 static const spi_conf_t spi_config[] = {
150  {
151  .dev = SPI2,
152  .mosi_pin = GPIO_PIN(PORT_B, 15),
153  .miso_pin = GPIO_PIN(PORT_B, 14),
154  .sclk_pin = GPIO_PIN(PORT_B, 13),
155  .cs_pin = GPIO_UNDEF,
156  .rccmask = RCC_APB1ENR_SPI2EN,
157  .apbbus = APB1
158  }
159 };
160 
161 #define SPI_NUMOF (sizeof(spi_config) / sizeof(spi_config[0]))
162 
168 #define RTT_NUMOF (1U)
169 #define RTT_IRQ_PRIO 1
170 
171 #define RTT_DEV RTC
172 #define RTT_IRQ RTC_IRQn
173 #define RTT_ISR isr_rtc
174 #define RTT_MAX_VALUE (0xffffffff)
175 #define RTT_FREQUENCY (1) /* in Hz */
176 #define RTT_PRESCALER (0x7fff) /* run with 1 Hz */
177 
183 #define I2C_NUMOF (1U)
184 #define I2C_0_EN 1
185 #define I2C_IRQ_PRIO 1
186 #define I2C_APBCLK (CLOCK_APB1)
187 
188 /* I2C 0 device configuration */
189 #define I2C_0_DEV I2C1
190 #define I2C_0_CLKEN() (periph_clk_en(APB1, RCC_APB1ENR_I2C1EN))
191 #define I2C_0_CLKDIS() (periph_clk_dis(APB1, RCC_APB1ENR_I2C1EN))
192 #define I2C_0_EVT_IRQ I2C1_EV_IRQn
193 #define I2C_0_EVT_ISR isr_i2c1_ev
194 #define I2C_0_ERR_IRQ I2C1_ER_IRQn
195 #define I2C_0_ERR_ISR isr_i2c1_er
196 /* I2C 0 pin configuration */
197 #define I2C_0_SCL_PIN GPIO_PIN(PORT_B,6)
198 #define I2C_0_SDA_PIN GPIO_PIN(PORT_B,7)
199 
201 #ifdef __cplusplus
202 }
203 #endif
204 
205 #endif /* PERIPH_CONF_H */
206 
USART_TypeDef * dev
USART device used.
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
UART device configuration.
#define GPIO_UNDEF
Define a custom GPIO_UNDEF value.
SPI configuration data structure.
cc2538_gptimer_t * dev
timer device
Timer configuration data.
cc2538_ssi_t * dev
SSI device.